ABSTRACT This paper aims to investigate the device parameters, including drain-induced barrier lowering (DIBL), subthreshold swing (SS), and saturation drive current, I d,sat , of bulk-Si n-channel FinFET devices (bulk n-FinFETs). The impact of lightly doped drain (LDD) process on the performance of bulk n-FinFETs is also examined in this paper. According to our measured data, excluding LDD in bulk n-FinFETs not only reduces mask costs but it also enables slightly better short-channel control compared to the inclusion of LDD. A new figure of merit, V DIBLSS /(I d,sat /I sd,leak ), is introduced for monitoring short-channel performance of bulk n-FinFETs, where V DIBLSS accounts for the DIBL and SS, and I sd,leak is the source/drain subthreshold off-state leakage current.
I. INTRODUCTION
As the physical gate length, L g , scales down to below 20 nm, planar metal-oxide-semiconductor field-effect transistor (MOSFET) devices reach the bottleneck in terms of gate controllability. The ultrathin-body and buried oxide (UTBB) silicon-on-insulator (SOI) MOSFET has been one of the candidates to extend the lifetime of planar MOSFETs to the 10 nm regime [1] - [4] . However, from the viewpoint of mass production of nanoscale MOSFETs, bulkSi FinFETs are preferred over planar MOSFETs. The better gate controllability over the channel and lower leakage current render FinFET devices inherently superior to planar devices [5] - [7] .
In this work we present a bulk-Si n-channel FinFET device (bulk n-FinFET) that has desirable transistor characteristics and competitive short-channel performance. Simultaneously, we compare the performance between including and excluding the lightly doped drain (LDD) process. We find that the short-channel performance is comparable, if not slightly improved, when we exclude the LDD process. It is also worth mentioning that excluding the LDD process significantly reduces the cost for masks. We introduce a new figure of merit (FoM), V DIBLSS /(I d,sat /I sd,leak ), for the purpose of monitoring the electrical characteristics of bulk n-FinFETs. This FoM can be described as the shortchannel performance factor representing the controllability of the gate voltage over the channel potential. The important parameters in bulk n-FinFETs, including drain-induced barrier lowering (DIBL), subthreshold swing (SS), saturation drive current, I d,sat , and source/drain (S/D) subthreshold off-state leakage current I sd,leak , are combined to reflect the overall performance of a device and to provide a criterion for the design of innovative devices.
II. DEVICE FABRICATION
Silicon wafer was used as the starting material in the manufacturing of n-FinFET devices. The major steps in the fabrication process are described as follows. After fin definition, ion implantation was carried out in order to adjust the threshold voltage, V t , of bulk n-FinFETs. The resultant concentration of the channel dopant, BF 2 , is 1.25 × 10 19 cm −3 ∼ 2×10 19 cm 3 . Then the polysilicon gate process took place, 2168-6734 c 2016 IEEE. Translations and content mining are permitted for academic research only.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. 18 FIGURE 1. DIBL versus V t,sat of bulk n-FinFETs with and without LDD. Reduction of charge sharing is observed in bulk n-FinFETs without LDD. This means that excluding LDD is more beneficial for further MOSFET L g scaling.
followed by LDD implantation. The LDD width, W LDD , is physically equal to the sidewall spacer width of between 2.7 nm and 3 nm, and the LDD As concentration is 3.5×10 20 cm −3 ∼ 4.2 × 10 20 cm −3 . For the epitaxial S/D growth process, the sacrificial nitride layers were first deposited onto the silicon surface. The lithography and etching processes were then used to define the in-situ phosphorous doped silicon (SiP) recess structure in n-type devices. Subsequently the epitaxial growth of the SiP layer was performed, followed by S/D implantation. Next, rapid thermal processing was utilized to electrically activate the dopants. The subsequent processes were done using conventional high-k complementary MOS (CMOS) processes. We also fabricated the bulk n-FinFET without LDD for comparison. The value of L g is between 16 nm and 20 nm. The gate insulator thickness, T ox , is between 1.97 nm and 2 nm. The fin width, W fin , is between 6 nm and 8 nm, and the fin height, H fin , is between 40 nm and 42 nm. Fig. 1 shows the graph of DIBL versus saturation V t , V t,sat , for our bulk n-FinFETs including and excluding the LDD process. A slight improvement of DIBL has been observed with the exclusion of LDD. It should be noted that skipping LDD slightly increases the effective gate length, L eff , reducing the influence of the electric field from the drain to the channel region. Furthermore, increasing the L eff leads to the increase in total volume of the depletion region, υ tot , and thus the increase in effective depletion charges controlled by the gate, Q eff , according to the relationship [8] 
III. RESULTS AND DISCUSSION
where υ s is the total encroachment volumes controlled by the source; υ d is the total encroachment volumes controlled by the drain. The increase in Q eff implies better gate controllability over the channel charges. Thus, for bulk n-FinFETs without LDD, we can expect to see reduced DIBL and improved SS compared to bulk n-FinFETs with LDD. It is also found that the device performance remains similar with and without the LDD process as shown in Fig. 2 . The slight negative shift in I d,sat is attributed to the positive shift in V t,sat shown in Fig. 1 due to the removal of the LDD process and can be readjusted via modifying the dosage of the channel implant. Fig. 3 shows our newly introduced FoM, V DIBLSS /(I d,sat /I sd,leak ) or the short-channel performance factor, plotted against I sd,leak . This FoM consists of the aforementioned important device parameters, namely DIBL, SS, I d,sat , and I sd,leak . The denominator simply consists of the ratio of the device's on-state current and its off-state current, which translates to its performance. The numerator accounts for DIBL and SS:
where V DIBL is the difference of the linear V t , V t,lin , and V t,sat and V SS is the change in gate voltage, V g , required for the current to increase tenfold, which is the definition of SS. Since small values of both DIBL and SS and large values of the ratio of the on-and off-current are desired, a small value of the short-channel performance factor is favored. This is once again confirmed in the graph in Fig. 3 , where I sd,leak has a positive relationship with the short-channel performance factor. Hence, lower values of short-channel performance factor indicate better short-channel behavior, which means that improvement of gate control over the depletion layer is obtained. This new FoM helps us quickly figure out the overall device performance metrics and can be used to monitor the charge sharing effect in nanoscale MOSFETs. Fig. 3 shows that the device without LDD has reduced charge sharing compared to the device with LDD. These benefits are attributed to the fact that the absence of LDD helps to both reduce the V t roll-off and improve the SS.
Finally, we compare our electrical results with that of nMOSFETs with different architectures to further demonstrate the universality of our new FOM. It is shown in Fig. 1 that the smaller V t,sat of the n-MOSFET compared to the planar n-MOSFET results in a larger I sd,leak . Also, the higher S/D parasitic resistance and the degraded mobility of the n-MOSFET result in a smaller I d,sat [10] . From these observations, it is expected that the n-MOSFET has larger short-channel performance factor compared to the planar n-MOSFET. This is indeed the case as shown in Fig. 3 . In addition, it is seen from Fig. 3 that the bulk FinFET [11] shows a smaller value of short-channel performance factor compared to the planar n-MOSFET [10] . This is due to smaller values of DIBL and SS of FinFETs in comparison to planer MOSFETs. Furthermore, a clear linear trend of the short-channel performance factor is observed in Fig. 3 . Thus, the FOM is useful for monitoring short-channel performance of nanoscale devices.
IV. CONCLUSION
We have demonstrated the performance of a bulk-Si n-channel FinFET device. We have also introduced a new FoM that reflects the overall device performance, and used it to show the influence of LDD on the device performance. We have shown that excluding the LDD process results in better short-channel performance of bulk n-FinFETs and hence is more beneficial for further MOSFET L g scaling. Reduction in mask cost is also achieved as a result. (M'16) 
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